10. B1 Board6-3. MA board
The B1 board is an aperture correction circuit.
1. System Control
The aperture correction performs the frequency compensa-
tion at 5 MHz when the input signal is 480/60i and 575/IC106 (system control CPU) controls the monitor in
501 with DL400/DL401. It performs the frequencyaccordance with the program that is installed in IC108
(flash EEPROM). The program in IC108 can be re-written
compensation at 16 MHz with DL402 and DL403 when
any other signals are input.by the boot loader program in IC106. Various settings are
saved in the SRAM (IC111) that is backed up by battery.
DL404 and DL405 are the delay lines that correct the delay
amount of the Y-signal. The PB and PR signals are
2. Internal Bus inside Monitor
corrected of their delay by DL501, DL502, DL503 andMost blocks of the deflection circuit and the signal circuit
DL504.are controlled by the I2C bus that is driven by IC103 (5/6),
Amount of compensation can be varied by 2 to 6 dB when(6/6). The I2C bus is controlled of its operation by
the APT is ON using the IC450 aperture correctioncontrolling the general purpose port of IC106 by software.
amplifier.IC112 is an expansion I/O unit that is used to control the
internal bus and the TALLY LED.
11. Sync Separator Circuit/B2 Board
3. Connection to Options
The sync separator circuit consists of the sync AGC circuit
and the B2 board.The respective option boards are controlled by IC101 (1/4),
(2/4), (3/4), IC103 (1/6), (2/6), (3/6), (4/6) and IC104. The
Either the input sync signal in the modes of 480/60i anddata communication between the monitor and the option
575/50i or that in any other modes, is selected by IC3301
slot bus uses the strobe/hand-shake method using the
(2/3), (3/3), Q3302 and Q3303. The sync signal is separat-SLOT ID signal. Data is transferred by MISO/MOSI/
ed by the SYNC AGC circuit of Q3304 to Q3319.SCLK. The MISO/MOSI/SCLK signal is also used for
Either INT sync or EXT sync is selected by IC3301 (1/3).communication between the MA board and the MB board.
In the B2 board, the equalizing pulses are extracted byIC112 is the RS-422 driver that establishes communication
IC3901, the H. sync pulse is separated by the H. SYNCto read the key data or knob information of the internal
SEP circuit consisting of IC3904, IC3905, IC3906 andcontroller or of the control unit and to turn on/off the
IC3907. The V. sync pulse is separated by the V. SYNCLEDs.
SEP. circuit consisting of Q3905, Q3907, Q3908.
The switch IC3902 is the selector switch that selects either
6-4. MB board
the internal sync separator output or the already separated
H. and V. sync signals that are input when the SDI signal
is used.1. Character Display and Internal Signal
Generator
IC1107 is the character generator IC such as menu charac-
12. Drive circuit
ters. IC1110 generates the 4:3 marker and the various
IC2345 is the R-signal drive circuit.signals for automatic adjustments.
Q2377 is the auto cut-off circuit. Output pulse formOutputs of the two ICs are mixed by IC1100 and are
Q2377 flows through R3363 through Q2346 when Q2377output.
is turned ON.
The reference pulse that is current-to-voltage converted by2. Serial Communication Driver
R3363 is input to IC1401 pin-25 through a buffer in the BIC1105 is the communication controller for the serial
board in order to activate the auto cut-off circuit.remote control. It performs the transmission and reception
of the serial remote communication data together with the
The same circuit operation is applied to the G-signal circuit
and the B-signal circuit.RS-485 driver of IC1103 and IC1106.
IC1108 (communication controller) and IC1109 (RS-232
driver) perform the transmission and reception of the
OPTION terminals.
3. Parallel Remote Control
IC1112 reads out the status of the parallel remote terminal
and transfers it to the CPU in the MA board.
BVM-D9H1U/D9H5U/D9H1E/D9H5E/D9H1A/D9H5A6-3 |
ACEC
SONY
