Pin No. Pin NameI/ODescription
39RVSS-Right channel ground. (Must be connected to 0V.)
40RCHOORight channel output.
41RVDD-Right channe power supply.
42MUTER/CONT8ORight channel mute output./ General purpose input/ output.
43XVDD-Crystal oscillator power supply.
44XOUTO
Connections for a 16.9344 MHz crystal oscillator element.
45XINI
46XVSS-Crystal oscillator ground. (Must be connected to 0V.)
47SBSYOSubcode clock synchronization signal output.
48EFLGOC1, C2, sigle an double error correction monitor.
49PWOSubcode P, Q, R, S, T, U and W output.
Subcode frame synchronization signal output. This signal falls when the subcode are
50SFSYO
in standby stase.
51SBCKISubcode readout clock input. This is a Schmitt input.
52FSXOOutput pin for the 7.35 kHZ synchronization signal divided from the crystal oscillator.
53WRQOSubcode Q output standby output.
54RWCIRead/write control input. This is a Schmitt input.
55SQOUTOSubcode Q output.
56COINICommand input pin from control microprocessor.
Input for both the command input acquisition clock and the SQOUT pin subcode
57CQCKI
readout clock input pin. This is Schmitt input.
58RESIReset input. This pin must be set low briefly after power is first applied.
59TST11OTest output. Leave open. (Normally output a low level.)
6016MO16.9344 MHz output.
614.2MO4.2336 MHz output.
62TEST5ITest input. A pull-down resistor is built-in. (Must be connected to 0V.)
Chip seledt input. A pull-down resistor is built-in.
63CSI
(Must be connected to 0V if not controlled.)
64TEST1ITest input. No pull-down resistor. (Must be connected to 0V.)
- 28 - |
ACEC
AIWA
