IC BLOCK DIAGRAM & DESCRIPTION
IC601 IC LC72338-9B55 (Single-Chip PLL + Controller)
PIn name Pin No. I/O I/O FormatFunctionsPIn name Pin No. I/O I/O FormatFunctions
Port only for key return signal input.Universal counter (freqency and period measurement) / general-
PA018 The threshold voltage is set to a relatively low value.purose input port.This IOS instruction b3 with Pn=3 swithes the pin function
Pull-downWhen a key matrix is formed by combining PB and PC ports,
PA1 17 between universal counter input and general-puropse input.
Iresistormaximum three simultaneous key presses can be detected.
PA2 16 ? Frequency measurement
inputAll of four pull-down resistor are set by the IOS instruction with
PA315 The universal counter function is selected by an IOS
Pn=2, bl and specification of resistor for each pin is impossible.
The input is disabled in clock stop mode. instruction with Pn=3 and b3=0. LCTR frequency measure-
ment mode is set up by a UCS instruction with b3=0 and b2=1,
PB0 14 and counting is started with a UCC instruction after the count
PB1 13 Port only for key source signal output. time is selected. The CNTEND flag is set when the count
PB2 12 Since the output transistor circuit is an unbalanced CMOS completes. To operate this circuit as an AC amplifier in this
Unbalance
PB3 11 structure, diodes to prevent short-circuiting due to multiple key mode, the input must be capacitor coupled.
OCMOS
PC0 10 presses are not required. ? Period measurement
Push-pull
PC1 9 In clock stop mode, these pins go to the output high-impedanceLCTR71I With the universal counter function selected, a UCS instruction
PC2 8 state and hold this state until an output instruction is executed. with b3=1 and b2=0 sets up the period measurement mode
PC37 and a UCC instruction starts counting after selecting the
General-purpose output/serial I/O ports. Schmidt type input count time. The CNTEND flag is set when the count
completes. In this mode, the signal must be input with DC
the IOS instruction performs switching between general-purpose
I/O ports and serial I/O ports, and between input and output for coupling to turn off the bias feedback resistor.
general-purpose I/O ports. ? For use as general-purpose input pin use.
? When used as general-purpose I/O ports these pins The general-purpose input port function is selected by an IOS
instruction with Pn=3 and b3=1. An internal register (address
can be set for input or output in bit units(bit I/O),
OEH) input instruction INR(b1) is used to acquire data from
and are set for use as general-purpose I/O ports by
the IOS instruction with Pn=0. this pin. Input is disabled in clock stop mode. (The input pin
b0=SI/O 0 0 ? ? ? general-purpose port will be pulled down.) During the power-on reset. The universal
1 ? ? ? SI/O port counter function(in HCTR frequency measurement mode) is
Specification of input or output is made by the IOS instruction selected.
in bit units.PLLcontrol and CLOCK STOP mode control pin.
6
PG0 PG ? ? ? Pn=6 0 ? ? ? InputSetting this pin low in the hold enable state disables input to the
5
PG1/SCK0 CMOS 1 ? ? ? OutputFMIN and AMIN pins and sets the E0 pin to the high-impedance
4 I/OHOLD69I
PG2/SO03 posh-pull ? When used as serial I/O ports these pins are set forstate. To enter clocl stop mode, set the HOLDEN flag, set this pin
PG3/SI0 serial I/O port use by the IOS instruction with Pn=0.low, and execute a CKSTP instruction. To clear clock stop mode
The content of serial I/O data buffer is saved or load by theset this pin high.
INR and OUTR instructions.General-purpose input ports/ADC input pins.
*Pin setup states when used as serial I/O portsThe IOS instruction with Pn=7 switches the pin function between
PG0 ? ? ? general-purpose input or outputgenetal-purpose input ports and ADC inputs.
PG1 ? ? ? SCK0 output in internal block ? For use as the general-purpose input port
SCK0 input in external block The IOS instruction with Pn=7 specifies the use as general-
PG2 ? ? ? SO0 output purpose input port in bit units.
PG3 ? ? ? SI0 input ? For use as ADC input pin
In clock stop mode, input is disabled and these pins go to The IOS instruction with Pn=7 specifies the use as ADC in bit
the high-impedance state.PH0/ADI068 units. The IOS instruction with Pn=1 specifies the pin to
During the power-on reset, these pins become general-purposePH1/ADI167 convert. The UCC instruction (b2) starts a conversion.
input ports.PH2/ADI266 I The ADCE flag will be set when the conversion completes.
XIN1 IPH3/ADI365 Note) Executing an input instruction for a port specified for ADI
-4.5MHz crystal oscillator pin. use will always return low since input is disabled. These
XOUT80O
pins must be set up for general-purpose input port usage
Charge pump output pin.
before an input instruction is excuted. (In other words, the
These pins go to high-impedance state when the HOLD pin is set
EO178 CMOS port must be set to the general-porpose input function
Olow in the hold enable state.
EO277tristate before the input instruction is executed.)
In ckock stop mode, during the power-on reset and in the PLL
Input is disabled in clock stop mode. During the power-on reset
stop state, these pins go to the high-impedance state.
these pins go to the general-purpose input port function.
VSS76
--Power supply pin.General-purpose output ports/DAC input pin.
VDD31,73
The IOS instruction with Pn=9 switches the pin function between
FMVCO (local oscillator) input pin.
general-purpose output ports and ADC inputs. Since these pins
This pin is selected by the PLL instruction CW1 (b1=0,b0=don't
are open drain circuit, pull-up resistors are required in exrernal
care). Capacitor coupling must be used for signalinput. Input is
FMIN74Icircuit accepting these outputs.
disabled when the HOLD pin is set low inthe hold enable state.
? For use as general-purpose output port
Input is disable in clock stop mode,during the power-on reset, PJ0/DAC064 The IOS instruction with Pn=9F specifies general-purrpose
and in the PLL stop state.
PJ1/DAC163 Nch input port use in bit units.
O
AMVCo (lcal oscillator) input pin.PJ2/DAC262 open drain ? For use as DAC
This pin is selected and the band set by the PLL instructionPJ3/DAC361 The IOS instruction Pn=9 is used to switch the port in bit units.
CW1 (b1,b0). DAC data is loaded into tne DAC (0 to 3) specified with the
b1 b0 Band DAC instruction, Although PWM waveform is output as soon
1 0 2 to 40MHz (SW) as the port is switched, the data prior to that load is output for
AMIN75I up to 114?s (1/8.791kHz) after data is loaded.
1 1 0.5 to 10MHz (MW,NW)
The general-purpose output port function is selected after a power
Capacitor coupling must be used for signal input.
-on reset, and the output go to the transistor off (H output) state.
Input is disabled when the HOLD pin is set low in the hold enable
state. Input is disabled in clock stop mode, during the power-on General-purpose I/O / external interrupt ports
reset, and in the PLL stop state.There is no instruction that switches the function between general-
purpose ports and external interrupt ports. These pins function for
Universal counter / general-purpose input port.
input only when the external interrupt enable flag is set.
The IOS instruction b3 with Pn=3 switches the pin function
(Output disables)
between universal counter input and general-purpose input.
? For use as general-purpose I/O port
? Frequency measurement These pins can be set for input or output in bit units (bit I/O).
The universal counter function is selected by an IOS
The IOS instruction is used to specify input or output in bit
instruction with Pn=3 and b2=0. HCTR frequency measure-
PK0/INT022 units.
ment mode is set up by a UCS instruction with b3=0 and b2=0,
PK1/INT121 CMOS ? For use as external interrupt pin
and counting is started with a UCC instruction after the count I/O
PK220 push-pull This function can be used by setting the external interrupt
time is selected. The CNTEND flag is set when the count
PK319 enable flags (INT0EN and INT1EN) in status register 2.
completes. To operate this circuit as an AC amplifier in this
HCTR70I mode, the input must be capacitor coupled. The corresponding pin is automatically set to the input port.
To enable interrupt operation, the interrupt enable flag (INTEN)
? For use as the general-purpose input pin.
in status register 1 must also be set. The IOS instruction with
The general-porpose input port function is selected by an IOS
Pn=3, b1=INT1, and b0=INT0 is used to select rising or falling
instruction with Pn=3 and b2=1. An internal register (address
edge detection.
OEH) input instruction INR(b0) is used to acquire data from
this pin.In clock stop mode, input is disabled and these pins go to the high-
impedance state. During the power-on reset, these pins go to the
Input is disabled in clock stop mede (the input pin will be pulled
down.) During the power-on reset, the universal counter function general-purpose input port function.
is selected.Vdd157Pin for external application of 2/3 voltage of LCD drive bias.
Voltage sense / general-purpose input pin port.Vdd258Pin for external application of 1/3 voltage of LCD drive bias.
This circuit is designed for a relatively low input threshold voltage.
TEST1 79 LSI test pin.
? For use as the voltage sense pin
TEST22These pins must be either left open or connected to ground.
This input pin is is used to determine whether or not a power
failure occurred after recovery from backup (clock stop) mode. COM158 CMOSLCD driver common output pin.
An internal sense F/F is used for this determination. The threeDriver format 1/3 duty, 1/3 bias.
COM257 O
sense F/F is tested with a TUL instruction (b2).valueThis pin is fixed at the low level in CLOCK STOP mode.
COM356
SNS72I ? For use as the general-purpose input portoutputThis pin is fixed at the low level after a power-on reset.
When used as a genaral-purpose input port, the state is LCD driver common output pin.
sensed by using a TUL instruction (b3).S155CMOSDriver format 1/3 duty, 1/3 bias.
Since unlike other input ports, input is not disablle in clock ||OthreeThe frame frequency 100MHz.
stop mode and during the power-on reset, special care is S1640valueThis pin is fixed at the low level in CLOCK STOP mode.
required with respect to through currents. outputThis pin is fixed at the low level after a power-on reset.
- 11 - |
ACEC
SANYO
