Q304 : TDA1315HQ507/Q509 : DSP56004QF01 : m: m: m: m: mPD78076 MAIN
SYMBOLPIN PADCELLDESCRIPTION16-Bit BusPin No. Port Name Function In/Out Active To/From Description
4952924-Bit Bus
RCfil1E029PLL loop filter input1STRBP120Out HighQ304Strobe signal for control resister for Q304(TDA1315H)
Vref2E029decoupling internal reference voltage output2LMODP121Out LowQ304Interface mode line for Q304(TDA1315H)General Serial Serial External
3OPENP122-----
VDDA3E008analog supply voltageMemory*Memory*Memory*Purpose Audio Host Memory 4GNDP123GNDGNDProgram X Data Y Data
Input/ Interface Interface Interface
VSSA4E004analog ground5FS32P124InLowQ304Sampling frequency input (L = 32KHz Receiving)Output(SAI)(SHI)(EMI)
6FS48P125InLowQ304Sampling frequency input (L = 48KHz Receiving)
IECIN15E007high sensitivity IEC input
7COAX/OPT P126Out LowQ304Digital input select signal (L = Optical , H = Coaxal)
IECIN06IPP04TTL level IEC input8DMUTP127Out LowQ304Digital muting control signal for Q304(TDA1315H)
IECSEL7IUP04select IEC input 0 or 1 (0 = IECIN0; 1 = IECIN1); this input has an internal pull-up9GNDICGNDGND
resistor10 5MHzXTALX2XF01Clock out (5MHz)
PAB
IECO8OPFH3digital audio output for optical and transformer link24-BitAddress11 5MHzXTALX1XF01Clock in (5MHz)
DSP56000 Generation XAB12+5VVdd+5VPower supply +5V
IECOEN9IUP04digital audio output enable (0 = enabled; 1 = disabled/3-state); this input has anUnitYAB13OPENXT2--------Core
internal pull-up resistor14+5VXT1+5VPower supply +5V
TESTB10IPP04enable factory test input (0 = normal application; 1 = scan mode)15RESTRESETInLowQF02Reset signal input for QF02GDB
TESTC11IPP04enable factory test input (0 = normal application; 1 = observation outputs)Internal 16RC5IINTP0InZY01Remote control signal input for ZY01PDB
Data17OPENINTP1--------
UNLOCK12OPP41A PLL out-of-lock (0 = not locked; 1 = locked); this output can drive an LED Bus XDB18CD7RP02Out LowQ102CD7 Reset signal for Q102(SAA7372GP)
FS3213OPP41A indicates sample frequency = 32 kHz (active LOW); this output can drive an LEDSwitch19SILDP03Out LowQ102Strobe signal for servo part of Q102(SAA7372GP)YDB
20RAB7P03Out LowQ102Strobe signal for digital part of Q102(SAA7372GP)
FS4414OPP41A indicates sample frequency = 44.1 kHz (active LOW); this output can drive an LED21LOCKINTP5InLowQ304Unlock signal of Q304(TDA1315H)
FS4815OPP41A indicates sample frequency = 48 kHz (active LOW); this output can drive an LED22MSCPINTP6InLowGNDGNDTM
OnCE Port
CHMODE16OPP41A use of channel status block (0 = professional use; 1 = consumer use); this outputProgram Program Data ALU23+5VAvdd+5VPower supply +5VInterruptDecode Address
24+5VAvref0In+5VPower supply +5V
can drive an LED24 ´ 24 + 56 ? 56-bit MACClockController GeneratorTwo 56-Bit Accumulators25KEY0ANI0In Level Tact Switchy SensorKeControl
VDDD217E008digital supply voltage 2Gen.Program Control Unit26KEY1ANI1In Level Tact Switchy SensorKePLL
VSSD218E009digital ground 227KEY2ANI2In Level Tact Switchy SensorKe
4*Refer to Table 1 for memory configurations.28GNDANI3GNDGND
RESET19IDP09initialization after power-on, requires only an external capacitor connected to VDDD ;34IRQA, IRQB, NMI, RESET
29MUTEANI4Out HighQ507Mute signal for DSP Q507(DSP56004)
this is a Schmitt-trigger input with an internal pull-down resistor
30PAUSANI5Out HighQ507Mute of pause on time for DSP Q507(DSP56004)
PD20IPP04enable power-down input in the standby mode (0 = normal application; 1 = standby31OPENANI6(CD7L) -----
mode)32RELY2ANI7Out HighQY51Display on/off control signal (L = off , H = on)
CTRLMODE21IUP04select microcontroller/stand-alone mode (0 = microcontroller; 1 = stand-alone); this33GNDAvssGNDGND
34OPENP130 In/Out--------
input has an internal pull-up resistor
35OPENP131Out--------
LADDR22IPP04microcontroller interface address switch input (0 = 000001; 1 = 000010)36+5VAvrefIn+5VPower supply +5VPower InputsDSP56004
LMODE23IPP09microcontroller interface mode line inputVCCP337STRDP70Out LowQY01Strobe signal for QY01
V38SIODSO2OutQY01Serial data for QY01
LCLK24IPP09microcontroller interface clock line inputCCQ2MOSI/HA0
VCCA39CLKDSCK2Out LowQY01Serial clock for QY01
LDATA25IOF24microcontroller interface data line input/output40GNDVssGNDGND
VCCDPort BSS/HA2
STROBE26IDP04strobe for control register (active HIGH); this input has an internal pull-down resistorV241OPENSI1In--------CCS
Serial HostMISO/SDA
UDAVAIL27OPF23synchronization for output user data (0 = data available; 1 = no data)42OPENSO1--------
GroundSCK/SCLInterface43OPENSCK1--------
TESTA28IPP04enable factory (scan) test input (0 = normal application; 1 = test clock enable)44OPENP23--------
GNDP
COPY29OPP41A copyright status bit (0 = copyright asserted; 1 = no copyright asserted); this outputHREQ345OPENP24--------
can drive an LEDGNDQ46OPENSB0--- -----4
47OPENSB1 In/Out--------
INVALID30IOD24validity of audio sample input/output (0 = valid sample; 1 = invalid sample); this pinGNDA
248SDASCK0OutQ102/Q304 Serial data signal for Q102/Q304
has an internal pull-down resistorGNDD49SCLA0 Q102/Q304 Serial clock signal for Q102/Q304
3
DEEM31OPF23pre-emphasis output bit (0 = no pre-emphasis; 1 = pre-emphasis)GNDSPort C50OPENA1--------
Serial Audio
MUTE32IUP04audio mute input (0 = permanent mute; 1 = mute on receive error); this pin has an51OPENA2--------
internal pull-up resistorInterface52OPENA3--------
WSR
I2SSEL33IUP04select auxiliary input or normal input in transmit mode53OPENA4--------PCAP54OPENA5--------
SCKR
SDAUX34IPP04auxiliary serial data input; I2S-busPINIT55OPENA6--------PLL
SD35IOF24serial audio data input/output; I2S-busRec0SDI056OPENA7--------
EXTAL57GNDD0GNDGND
Rec1SDI1
WS36IOF24word select input/output; I2S-bus58GNDD1GNDGND
SCK37IOF29serial audio clock input/output; I2S-busWST59GNDD2GNDGND
I2SOEN38IUP04serial audio output enable (0 = enabled; 1 = disabled/3-state); this input has anSCKT60GNDD3GNDGND
1561GNDD4GNDGND
internal pull-up resistorMA0�MA14Tran0SDO062GNDD5GNDGND
SYSCLKI39IPP09system clock input (transmit mode)863GNDD6GNDGND
MD0�MD7Tran1SDO1
SYSCLKO40OPFA3system clock output (receive mode)64GNDD7GNDGND
MA15/MCS3Tran2SDO265OPENA8--------
VSSD141E009digital ground 1
MA16/MCS2/MCAS66OPENA9--------
VDDD142E008digital supply voltage 167OPENA10--------Port A
MA17/MCS1/MRASExternal Memory
CLKSEL43IUP04select system clock (0s; 1= 384f= 256fs); this input has an internal pull-up resistor68OPENA11--------
RCint44E029integrating capacitor outputMCS0Interface469OPENA12--------
GPIOGPIO0�GPIO370OPENA13--------
MWR
71GNDVssGNDGND
MRD72OPENA14(RA12) -----
73RA11A15Out HighQ506Audio data select signal output (L = 16Bit)
7416WDP60InLowGNDAudio data select signal input (L = 16Bit)
MODC/NMIDSCK/OS175FMUTP61Out HighQN05Mute of switching on time killer
76RSD2P62Out Low Q309,Q509 Reset of Q309,Q509
MODB/IRQBMode/InterruptDSI/OS077RSD1P63Out LowQ507Reset of Q507
OnCEa
QD03/QD53 : TDA1541A/S2ControlDSO78NSSHRDOut Low Q508 ,QY10Noise shaper on/off signal (L = on , H = off)
MODA/IRQAPort79FIL3WROut High Q508,QY09Filter 3 select signal (H = select of filter 3)
PINNINGRESETResetDR80FIL2P66Out High Q508,QY08Filter 2 select signal (H = select of filter 2)
81FIL1P67Out HighQY07Filter 1 select signal (H = select of filter 1)
SYMBOLPINDESCRIPTION80 signals
82OPTIP100InHighQ303Optical input select ( H = OPT , L = COAX1)
LE/WS(1)latch enable input/ word select83OPENTO6--------
1
input84OPENP102--------
(1)85RELY1P103Out HighD301Audio muting control signal of poer on/off(H=mute on)BCK2bit clock input
86MSL1P30InHighHigh Level -----
DATA Ldata left channel input/ data87MSL2P31InLow GND Level -----
3(1)
/DATAinput (selected format)88OPENP32--------
DATA R(1)4data right channel input89CDRWP33Out HighNC-----
90SLSWP34InLow VAM1201 Sledge detect switch (L = in end)
GND(A)5analog ground
91TROSP35InLowTRAYTray in/out detect switch (L = out end)
AOR6right channel output92TRISP36InLowTRAYTray in/out detect switch (L = in end)
DECOU7 to 13 decoupling93TRUSP37InLowTRAYTray up/down detect switch (L = up end)
94TRDSP90InLowTRAYTray up/down detect switch (L = down end)
GND (D)14digital ground
95TROMP91Out HighQM10Tray motor control signal (H = tray out)
VDD215-15 V supply voltage96TRIMP93Out HighQM09Tray motor control signal (H = tray in)
COSC16,17oscillator97TRDMP94Out HighQM12Tray motor control signal (H = tray down)
98TRUMP95Out HighQM11Tray motor control signal (H = tray up)
DECOU18 to 24 decoupling99AMUTP95Out LowNC-----
AOL25left channel output100DA/CDP96Out LowQ504Mode select (L = D/A Mode , H = CD Mode)
VDD126-5 V supply voltage
OB/TWC(1)27mode select input
VDD28+5 V supply voltage
Note
1. See Table 1 data selection input.
56 |
ACEC
