Pin No. Symbol I/O Functional Description Remarks
1 TEST0 I Test mode terminal. Normally, keep at open. With pull-up resistor.
Playback speed mode flag output terminal.
2 HSO O
UHSO HSO Playback Speed
H H Normal
H L 2 times
L H 4 times
3 UHSO O
L L
Subcode Q data emphasis flag output terminal.
4 EMPH O Emphasis ON at H level and OFF at L level.
The output polarity can invert by command.
Channel clock output terminal. (44.1 kHz)
5 LRCK O L-ch at L level and R-ch at H level. The output polarity can
invert by command.
6 VSS Digital GND terminal.
7 BCK O Bit clock output terminal. (1.4112 MHz)
8 AOUT O Audio data output terminal.
9 DOUT O Digital data output terminal.
Buffer memory over signal output terminal.
10 MBOV O
Over at H level.
Correction flag output terminal.
11 IPF O At H level, AOUT output i, Vs made to correction impossibility
by C2 correction processing.
Subcode Q data CRCC check adjusting result output
12 SBOK O
terminal. The adjusting result is OK at H level.
Subcode P~W data readout clock input/output terminal.
13 CLCK I/O Schmitt input
This terminal can select by command bit.
14 VDD Digital power supply voltage terminal.
15 VSS Digital GND terminal.
16 DATA O Subcode P~W data output terminal.
17 SFSY O Play-back frame sync signal output terminal.
18 SBSY O Subcode block sync signal output terminal.
19 SPCK O Processor status signal readout clock output terminal.
20 SPDA O Processor status signal output terminal.
Correction frame clock output terminal.
21 COFS O
(7.35 kHz)
Internal signal (DSP internal flag and PLL clock) output
22 MONIT O terminal. Selected by command.
This terminal output the text data with serial by command.
23 VDD Digital power supply voltage terminal.
Test input/output terminal. Normally, keep at L level.
24 TESIO0 I The terminal that inputted the clock for read of text data by
command.
25 P2VREF PLL double reference voltage supply terminal.
2-state output.
26 HSSW O This terminal is used to output PVREF or HiZ by command.
(PVREF, HiZ)
27 ZDET O 1 bit DA converter zero detect flag output terminal.
Phase difference signal output terminal of EFM signal and 3-state output.
28 PDO O
PLCK signal. (P2VREF, PVREFSS)
? 12? |
ACEC
